

Table of Contents	
01	Title
02	Block Diagram
03	POWER
04	NFCC Interface
05	NFC Antenna
06	IMX8 EVK
07	K82
08	K20

Revisions			
Rev	Description	Date	Approved
X1	Initial Design	29 MAR 2023	Jurgen Schroder
A	Release	15 MAY 2023	Jurgen Schroder
B	1) Connect USB_5V_DC to U22 VREGIN 2) Change net 3V3_BRD to net 3V3_VDD 3) Change R87, R88 to J63 4) Populate components to SWD header J28 5) Populate R208 and R209 6) Change U27 to NL27WZ14DFT72G from NL27WZ14MS1TCG (obsoleted) Release	25 SEPT 2023	Jurgen Schroder
C	1) Change RB3 interface to IMX8 interface 2) Change LED dia resistors 3) Change R2 default setting to 3.3V 4) Change J63 to solder jumper R7 5) Add solder jumper R8 for OPT03 options 6) Add solder jumper R15, R16 for options Release	8 JUL 2024	Jurgen Schroder
D	1) Set R16 default short 1-2 2) Add R15, R16 silkscreen 3) Set J27 default short 1-2,3-4,5-6,7-8,11-12,13-14,15-16,17-18,19-20 Release	18 OCT 2024	Jurgen Schroder

PNEV7220BP2



(DUAL HOST)


REF DES	JUMPER(DEFAULT)	PAGE NAME
J2,J4,J5	1-2	03 POWER
J1,J3	NONE	03 POWER
J27	1-2,3-4,5-6,7-8,11-12,13-14,15-16,17-18,19-20	04 NFCC Interface
J59,J60	1-2	08 K20
J56	NONE	08 K20

REF DES	ASSY OPT	PAGE NAME
C3,C11,C24,C31,C66,R26	DNP	03 POWER
R90,R91	DNP	04 NFCC Interface
C92,C93,J29,J30,J31,J32,J33, R75,R81	DNP	05 NFC Antenna
C87,C88,J58,J61,R195,R200, R203	DNP	08 K20

REF DES	SHORT(DEFAULT)	PAGE NAME
R2,R3	1-2	03 POWER
R7,R8,R16	1-2	04 NFCC Interface
R15	OPEN	04 NFCC Interface

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		Smart Transactions & Identity (STI) Group High Tech Campus 40 5500 AA Eindhoven, The Netherlands	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, development or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
		Classification:	Control List/Export/Regulatory
Drawn by: Jon Oles	Page Title:	PNEV7220BP2	
Approved: Jurgen Schroder	Title:	Document Number SCH48128 PDF: SPF-89128	New ID
Date: 14 October, November 05, 2024		Sheet	1 of 8




NXP Devices
Power Devices
Interface Circuits
Connectors
Hardware

POWER SECTION

USB TYPE C for Power Adapter




USB TYPE C for Device Communication




GROUND POINTS






LDO 3V3 (4.77V Optional), 0.8A(presumptive max)






LDO 1.8V (1.9V Optional), 0.8A (presumptive max)




LDO 3.3V, 0.8A (presumptive max)






PNEV7220MB INTERFACE




NFCC HOST INTERFACE




PNEV7220MB INTERFACE




NFC ANTENNA INTERFACE




iMX8 EVK (NANO/MINI) Interface



OpenSDA Interface



OpenSDA INTERFACE JTAG CONNECTOR



SDA_SPI0_RST_B[0:20] SDA_SWO_EN
SDA_SPI0_CS_B[0:20] SDA_SWO_OE

{For enablement purposes only}